Company: IT Multinational
Position: Security and ASIC Digital Design Engineer
Salary: Negotiable / Permanent
Description:
The work will expose the designer to a large number of wireless standards, including: 1x CDMA, UMTS, GSM, GPRS, EDGE, 802.11, BT, OFDM, UWB, and others. Additionally, many of our products integrate exciting multi media features, such as H.263, H.264, MPEG, 2D/3D graphics, tv encoding technologies, and digital camera technologies. Low power micro-architecture design techniques are key design point features of these chips. Elegance and efficient verification are valued design techniques. High quality and low cost are all key design points for our products. Leading edge process technologies such as 65nm and 45nm are in design with 65nm products already in production.
The successful candidate has a strong exposure to security concepts and implementation techniques. Strong familiarity with cryptographic algorithms (SHA, AES, DES, ), their implementation and use models within high level protocols, is expected. This is a high level, high profile position, requiring interaction with cross-functional teams. The candidate has to be able to identify and evaluate potential security threats, holes, propose countermeasures, understand and interpret government standards (NIST, OME, ). In addition the candidate should have strong knowledge of ASIC design including architecture, verification of integrated system, RTL design, synthesis, and timing closure. Specific experience with DC/PC, Vera, LINT, PTSI, and VHDL are all pluses. Experience with complex SOC integration, including advanced verification techniques are a must. Design experience and background in low power, high volume applications are desired.
Education Requirements
Degree in Electrical/Electronic Engineering.
![]()
Position: Security and ASIC Digital Design Engineer
Salary: Negotiable / Permanent
Description:
The work will expose the designer to a large number of wireless standards, including: 1x CDMA, UMTS, GSM, GPRS, EDGE, 802.11, BT, OFDM, UWB, and others. Additionally, many of our products integrate exciting multi media features, such as H.263, H.264, MPEG, 2D/3D graphics, tv encoding technologies, and digital camera technologies. Low power micro-architecture design techniques are key design point features of these chips. Elegance and efficient verification are valued design techniques. High quality and low cost are all key design points for our products. Leading edge process technologies such as 65nm and 45nm are in design with 65nm products already in production.
The successful candidate has a strong exposure to security concepts and implementation techniques. Strong familiarity with cryptographic algorithms (SHA, AES, DES, ), their implementation and use models within high level protocols, is expected. This is a high level, high profile position, requiring interaction with cross-functional teams. The candidate has to be able to identify and evaluate potential security threats, holes, propose countermeasures, understand and interpret government standards (NIST, OME, ). In addition the candidate should have strong knowledge of ASIC design including architecture, verification of integrated system, RTL design, synthesis, and timing closure. Specific experience with DC/PC, Vera, LINT, PTSI, and VHDL are all pluses. Experience with complex SOC integration, including advanced verification techniques are a must. Design experience and background in low power, high volume applications are desired.
Education Requirements
Degree in Electrical/Electronic Engineering.